

Fig 1

Transmit 201 ~~to DTR~~ ~~to DTR~~ Receive 202




Fig 2

serial
symbols

Physical Layer 230




Fig 3

Packet

400







Fig 4

1001100100
Payload




F. 45



F. 8.4

630



F. 87





Fig 8

WAVEFORM = TIME-DIAGRAM



Sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	0	0	1	1	0	1	1	1	1	1	1	1	1	0	0	0
“10” DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
“10” DETECTION	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESULT	5	3	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
STARTING POINTS																											

FIG.10

Fig 9 B

910






Fig 8 . 9C



10
Fig




Fig 11




Fig 12

10053459 - 110202




Fig 13




Fig 14




Fig 15




Fig 16

Forwarding Frame Data Store

Host

T2	T1			T2		
P4	P3	P2	P1	P2	P1	P1

NP1

Preserving Packet Order w/ Transaction

T2	T1	T2	T2	T1	T2
P2	P2	P4	P3	P1	P1

NO

No Packet or Transaction Ordering

Figs 17





Fig 18


host 1901




Atma

Fig 19 A


host 1901



1902



Data Shredder



1903





Fig 19B

1902



19C

8 b code	9 bit symbol
0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 0 1	1 0 1 0 1 0 1 0 0
0 0 0 0 0 0 1 0	1 0 1 0 1 0 1 1 1
⋮	⋮
0 1 0 1 0 1 0 1	0 0 1 0 1 0 1 0 1
⋮	⋮
0 1 1 1 0 1 1 0	0 0 1 1 1 0 1 1 0
0 1 1 1 0 1 1 1	1 0 0 1 0 0 0 1 0
⋮	⋮
1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0

Fig 20




Fig 21A





Fig 21B






Fig 22

2009-02-23 10:22:03




Fig 23

1.0053464 " 3.10703




Fig 24




Fig 25-




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Device

30.00





Fig 30



Port R/W Address Data
Input Queue 32@1

Port	R/W	Address	Data
3	R	1000	
4	W	4000	10....1
3	W	1000	111...0
3	R	2000	
			:

Port R/W Address Data
Output Queue 32@2

Valid	Port	Data
1	3	11...0
	0	
0	0	
1	3	101...1
	1	
		:

Fig 32




Fig 33




Fig 34





Fig 35

ROW Addr


3630
ROW Addr

3600




Section 1

Section 1



F. 36

Line Driver 3700




RD^+	RD^-
3705	3706


Variable Driver { $RD^+ \wedge DataIN = pull\ down$

Variable Driver { $RD^- \wedge DataIN = pull\ up$

Fig 37A




F18 37B




3802

Fig 38 A




3804

Fig 38 B




3812

Fig 38 C




3813

Fig 38 D



3821

Fig 38 E



3825

Fig 38 F

3820
switch

Fig 38 G

3910




Fig 39A

3920




Fig 39B




Fig 39B

W 0 Serial storage channel E 0 0 T




Fig 40





Fig 4 |



F.8 42A





Fig 42B

1 2 3 4 5 6 7 8 9

$$[V_{N,1}, V_N] = [1, 1]$$



$F_{i_\delta} \Psi_2 c$




Fig. 43

W E C O F T R " G H E S A O T






Fig 44

Fig 45



F0 F0 F0 F0 F0 F0 F0 F0



F8 46

Fig 47A




Fig 47A




Fig 47B

Fig 48 A




Fig 48 A




Fig 48 B

Fig 49A




Fig. 49A




Fig 49B